

A Noval Approach Of An Area Efficient Variable Size Comparison For Fixed Point 1D -DCT, 2D-DCT & IDCT Architecture For HEVC Encoding

Ms.A.Arunadevi¹, Mr.M.Tamilvanan², Mr.A.Mohan Kumar³

¹PG - Applied Electronics, Selvam College of Technology, Namakkal, Tamilnadu

²Assistant Professor, Department of Electronics and Communication Engineering, Selvam College of Technology, Namakkal, Tamilnadu

³Assistant Professor, Department of Electronics and Communication Engineering, Selvam College of Technology, Namakkal, Tamilnadu

ABSTRACT

The implementation of integer discrete cosine transform (DCT) of various lengths for use in High Efficiency Video Coding (HEVC) are proposed. Low strength hardware acceleration cores for integration into real-time High Efficiency Video Coding (HEVC) codec for clever phones, tablets, camcorders, and televisions are in exquisite demand. This want motivates one for an green attention of Discrete Cosine Transform (DCT) and Inverse-DCT (IDCT) for HEVC. My Implementation layout with low strength, area, and electricity functions may be protected in a real-time HEVC codec for HEVC-compliant purchaser digital devices. This end result is received via way of means of comparing extraordinary DCT factorizations to decide which one is good to be used in HEVC encoder. In comparison to latest implementations, simulation outcomes display that the proposed answer gives decreased fee losses & decreased complexity.

Keywords—High Efficiency Video Coding (HEVC), Discrete Cosine Transform(DCT), Xilinx Transpose Memory, Customer Electronics.

1. Introduction

HEVC stands for prime potency Video writing and could be a video compression technique that exceeds the present model. It provides constant video quality at around the bit rate of H.264, with resolutions up to 8K . To enhance the efficiency of the central process unit (CPU) in HEVC-compliant customers electronic (CE) devices[6], hardware-accelerated styles for the HEVC codec[1][8] became essential. The central processor of metal devices is anticipated to perform variant operations per second for image and video processing applications while not the utilization of hardware acceleration cores. This intensive usage CPU can quickly consume the battery's capacity, which patrons of compact metal devices wouldn't like. As a result, power economical hardware accelerators for period of time HEVC codes for transportable metal devices are in high demand. metal manufacturers have begun to incorporate the next-generation HEVC codec[9][16] into metal merchandise resembling sensible phones, tablets, camcorders, and televisions, and plenty



of others. Additionally, there are many studies into developing low-power hardware accelerators for HEVC encodes, HEVC encoders, and HEVC codes for client electronics.

In photograph and video applications, the discrete cosine transforms (DCT)[3] and inverse cosine re-model (IDCT) are highly helpful. To its suitable power compression characteristic, it is used for quite a few video and photograph compression standards. Several short strategies defined with inside the literature can considerably lessen DCT's computational demands. They additionally confirmed a reconfigurable structure primarily based totally at the MCM[2] set of rules to aid the HEVC standard's DCT/IDCT. The modern-day 2D DCT designs required DCT hardware blocks to carry out 2D-DCT functions, and every clock cycle processed 32 pattern for all Transform Unit (TU) sizes , While the multiple-length HEVC[5] remodel improves video compression efficiency, it additionally provides complexity of hardware design. With the increase of CE gadgets which include computers, multimedia clever telephones that aid real-time video calling and conferencing, virtual set-pinnacle containers that simply can file virtual videos, televisions, and so on, it has turn out to be an increasing number of critical for a tool with a view to seize and playback video. As a result, each DCT and IDCT[20] ought to used with inside the identical tool. As a result, strategies and architectures which could notably lessen the general hardware's power, power, and place are usually in demand.

2. Proposed Methods or Methodology

This paper affords a flexible Transpose Memory (TM) layout for HEVC that could accommodate one of a kind TU sizes. In as compared to the 32 RAMs used for the designs, the proposed TM structure employs simply sixteen RAMs to transpose enter of 32 x 32 samples. When as compared to different today's designs[10][4], the 2D DCT/IDCT structure used on this structure consumes much less power, area, and energy. For all TU sizes in HEVC, this will calculate 2D forward/inverse DCT. In contrast to the 2 DCT hardware blocks said with inside the architectures, the proposed structure handiest calls for one DCT/IDCT module.

In evaluating to the applicable today's architectures mentioned in actual time of client electronics[6], the counseled hardware- green 2D DCT/IDCT structure makes use of low power, low energy, and occasional area. Furthermore, not like the designs set up with inside the today's for CE systems, the counseled hardware can execute 2D 4/8/16/32 factor DCT/IDCT with the naked minimal of hardware. Furthermore, the proposed answer consumes at the least 80% much less area than the preliminary DCT and IDCT structure for HEVC whilst carried out separately. Also, the proposed ASIC layout[7][18] seems to satisfy all the energy and region necessities of the prevailing situation implementation of trendy HEVC chips for transportable CE devices.




Fig 1. Architecture of Approximate Integer 2D 4/8/16/32 Point DCT

As a result, the ASIC implementation of this featured structure for HEVC is extraordinarily vital to the customer electronics industry. Consequently, the implementation of this featured layout will allow the clients to revel in the numerous advantages of low-region, high-speed, and extended-battery-lifestyles transportable HEVC-compliant CE products. Figure three suggests the proposed 2D 4-/8-/16-/32-factor DCT/IDCT[14][15] structure. In contrast to the trendy designs, which might be the usage of DCT processors to compute 2D DCT/IDCT for all TU sizes, it best wishes one DCT/IDCT module to compute 2D DCT/IDCT for any and all TU sizes.

3. Results and Discussion

A 90-nm CMOS standard-cell library has been wont to synthesis the prevailing design, that has been represented in Verilog HDL, verified, and synthesised. once synthesising the variable-size 1D-DCT architecture for max frequency and lowest space, the performance gate count are given. The planned architecture' equivalent gate count will increase with increasing of fragmentary bits N_q , as expected, however the in operation frequency reduces thanks to longer vital paths. Moreover, whereas finding out maximum performance, the frequency doubles but the gate count solely increases from 35% to 45% when comparison to minimum area implementations.

The output and equivalent gate count of varied variable-size 1D-DCT designs for HEVC, moreover because the in operation frequency , range of processed samples per cycle for every DCT size, and throughput. The 1D-DCT architectures' process rate is calculated betting on it' own use for a accordion 2nd structure. compared to previous progressive DCT implementations, the planned non-pipelined and pipelined architecture have smaller gate count and better throughput. solely the recommended technique offers a lower gate count at the expense of a awfully high rate-distortion loss. In comparison to the simplest implementation for equal throughput, the proposed non-pipelined architecture has save around 35% of area. thus because recommended pipelined variable-size 1D-DCT permits for quicker calculation than the non-pipelined design, it provides double the output at a price of 30% additional space thanks to its use pipe registers.

Table.1. Characteristics Between Architectures

S.No	Parameter	Existing Method	Proposed Method
1	Slice	365	64
2.	LuT	12457	9758
3.	Dff	854	989
4	FreQuency in (MHz)	100.745	142.30
5	Power in Watts	0.81	0.115

Table one compares the present 2D-DCT with alternative existing architectures for HEVC in terms of technology, operative frequency , process rate, output , gate count, throughput-area ratio, power consumption , energy-per-sample and BD-rate for setup1 and every one Intra configuration. each pipelined and non-pipelined variable-size 1D-DCTs are went to implement the corresponding pleated and Full-parallel 2D-DCT structures, wherever the 2 transposition buffers conferred have been used as well. The values concerning the planned architectures ask the synthesis with $N_q = 7$, whereas design 1 MODE 0 has been chosen for truthful comparison with the work ,since it uses a totally un-pleated 1D-DCT and gives negligible rate distortion losses.

```
Selected Device : 7vx1140tflg1930-2

Slice Logic Utilization:
Number of Slice Registers:          9758 out of 1424000    0%
Number of Slice LUTs:              56270 out of 712000    7%
  Number used as Logic:             55758 out of 712000    7%
  Number used as Memory:            512 out of 356000    0%
  Number used as RAM:               512

Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 57137
  Number with an unused Flip Flop: 47379 out of 57137    82%
  Number with an unused LUT:        867 out of 57137    1%
  Number of fully used LUT-FF pairs: 8891 out of 57137    15%
  Number of unique control sets:    8

IO Utilization:
Number of IOs:                      1033
Number of bonded IOBs:              1032 out of 1100    93%

Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:           2 out of 128    1%
Number of DSP46E1s:                 72 out of 3360    2%
```

Device Utilization Summary

Speed Grade: -2

```
Minimum period: 7.006ns (Maximum Frequency: 142.730MHz)
Minimum input arrival time before clock: 6.187ns
Maximum output required time after clock: 1.396ns
Maximum combinational path delay: 0.988ns
```

Timing Summary

CONCLUSION

For Class A kind video sequences, the method reduces encoding time with the aid of using as much as 18% as compared to HM Software. The proposed 2D 4/8/16/32 factor DCT/IDCT structure calls for simply one DCT/IDCT module to calculate 2D 4/8/16/32 factor DCT/IDCT and makes use of much less energy (2.35 pJ), area (120.5 KGates), and electricity consumption (11.30 mW) than the brand new architectures. As a result, this layout may be utilized in a real-time HEVC codec for HEVC-compliant transportable CE gadgets such sensible phones, tablets, and camcorders which have restricted electricity.

The proposed virtual hardware architectures are designed to put in force speedy algorithms that lower computing complexity, area, and energy intake even as additionally growing working speeds. Low-power video processing systems, including HEVC, are required for the multimedia business. As a result, with inside the future, to spearhead vast studies into fast algorithms for the green approximation of 3D-DCT transforms. Because of its extraordinary power compaction capabilities, the DCT is utilized in a huge variety of compression standards.

References

1. C. Loeffler, A. Ligtenberg, and G. S. Moschytz, "Practical Fast 1-D DCT Algorithms with 11 Multiplications," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, May 1989, pp. 988–991..
2. A. Dempster and M. MacLeod, "Use of Minimum-Adder MultiplierBlocks in FIR Digital Filters," IEEE Trans. Circuits Syst. II, vol. 42, no. 9, pp. 569–577, Sep 1995. .
3. Y. J. Chen, S. Orintara, and T. Nguyen, "Video Compression Using Integer DCT," in Proc. Int. Conf. Image Processing, 2000, pp. 844–845
4. V. Britanak, P. C. Yip, and K. R. Rao, Discrete Cosine and Sine Transforms: General Properties, Fast Algorithms and Integer Approximations, 1st ed. San Diego, CA, USA: Elsevier, 2007.
5. A. Ahmed, M. U. Shahid, and A. Rehman, "N Point DCT VLSI Architecture for Emerging HEVC Standard," VLSI Design, vol. 2012, Article 752024, pp. 1–13, 2012.
6. K. Wiens and P. Corcoran, "Repairability Smackdown II: iPhone versus iPhone," IEEE Consum. Electron. Mag., vol. 3, no. 1, pp. 19–24, Mar. 2013.
7. W. Zhao, T. Onoye, and T. Song, "High-Performance Multiplierless Transform Architecture for HEVC," in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), May 2013, pp. 1668–1671. .



8. M. Budagavi, A. Fuldseth, G. Bjontegaard, V. Sze, and M. Sadafale, “Core Transform Design in the High Efficiency Video Coding (HEVC) Standard,” *IEEE J. Sel. Topics Signal Process.*, vol. 7, no. 6, pp. 1029–1041, Dec 2013.
9. P. Meher, S. Y. Park, B. Mohanty, K. S. Lim, and C. Yeo, “Efficient Integer DCT Architectures for HEVC,” *IEEE Trans. Circuits Syst. Video Technol.*, vol. 24, no. 1, pp. 168–178, Jan 2014.
10. E. Kalali, E. Ozcan, O. M. Yalcinkaya, and I. Hamzaoglu, “A low energy HEVC inverse transform hardware,” *IEEE Trans. Consum. Electron.*, vol. 60, no. 4, pp. 754–761, Nov. 2014.
11. V. Sze, M. Budagavi, and G. J. Sullivan, *High Efficiency Video Coding: Algorithms and Architectures*. CA, MA, USA: Springer, 2014.
12. M. Masera, M. Martina, and G. Masera, “Adaptive Approximated DCT Architectures for HEVC,” *IEEE Trans. Circuits Syst. Video Technol.*, to be published.
13. C. K. Fong, Q. Han, and W. K. Cham, “Recursive Integer Cosine Transform for HEVC and Future Video Coding Standards,” *IEEE Trans. Circuits Syst. Video Technol.*, to be published.
14. Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11, HM 16.3 Reference Software. [Online].
Available: https://hevc.hhi.fraunhofer.de/svn/svn_HEVCSoftware/tags/HM-16.3/
15. F. Bossen, D. Flynn, K. Sharman, and K. Shring, “HM Software Manual,” Document: JCTV-Software Manual,[Online]. Available: <https://hevc.hhi.fraunhofer.de/trac/hevc/browser//software-manual.pdf>.
16. M. Jridi, A. Alfalou, and P. Meher, “A Generalized Algorithm and Reconfigurable Architecture for Efficient and Scalable Orthogonal Approximation of DCT,” *IEEE Trans. Circuits Syst. I*, vol. 62, no. 2, pp. 449–457, Feb 2015.
17. E. Kalali, A. C. Mert, and I. Hamzaoglu, “A computation and energy reduction technique for HEVC discrete cosine transform,” *IEEE Trans. Consum. Electron.*, vol. 62, no. 2, pp. 166–174, May 2016.
18. K. Glasman, “CE Society TV: High Efficiency Video coding (HEVC)[Society News],” *IEEE Consum. Electron. Mag.*, vol. 6, no. 1, pp. 19–22, Jan. 2017.
19. A. C. Mert, E. Kalali, and I. Hamzaoglu, “High performance 2D transform hardware for future video coding,” *IEEE Trans. Consum. Electron.*, vol. 63, no. 2, pp. 117–125, 2017.
20. B. Markwalter, “ATSC 3.0 Begins Commercial Broadcasting: First IP-Based Ultrahigh-Definition TV Broadcasts on the Air,” *IEEE Consum. Electron. Mag.*, vol. 7, no. 1, pp. 125–126, Jan. 2018